shanyinshuiyue Goto Github PK

cortex_m0

Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书

cortex_m3_on_xc7a100t

corundum

Open source FPGA-based NIC and platform for in-network compute

cosmos-plus-openssd

Cosmos OpenSSD + Hardware and Software source distribution

datasheet-scrubber

davos

Distributed Accelerator OS

debit

Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx

design-resources

A collection of Opal Kelly provided design resources

dsp_notebooks

A collection of Digital Signal Processing notebooks with a wireless communications theme.

easy_fifo

a low latency FIFO wrote in systemverilog

easyobv

An on board verification framework for Xilinx FPGAs

ece1373_assignment2

elf2hex

Converts ELF files to HEX files that are suitable for Verilog's readmemh.

f32c

A 32-bit RISC-V / MIPS ISA retargetable CPU core & SoC, 1.62 DMIPS/MHz

fifo

Generic FIFO buffer implementation written in C language

fp23_logic

Floating point FP23 core on VHDL. For Xilinx FPGAs. Include base converters and some math functions.

fp23fftk

Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).

fpga-fast

FPGA FAST image feature detector implementation in VHDL

fpga-fft

A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm

fpga-hash-table

Simple hash table on Verilog (SystemVerilog)

fpga-network-stack

Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)

fpga-zynqnet

FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS

fpga_adc

An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components

fpga_ip

OscillatorIMP ecosystem FPGA IP sources

fpga_puf

:key: Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.

fpga_virtualization

FPGA Virtualization and NMU Source

fpu

IEEE 754 floating point library in system-verilog and vhdl

hdl4fpga

VHDL library 4 FPGAs

hdl_library

A library of verilog and vhdl modules

hdlgen

HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded functions, with ZERO learning-curve