mateuspinto / fpga_verilog_ballot_box-tp2-isl-ufv Goto Github PK
View Code? Open in Web Editor NEWHardware description of a complete Ballot Box made in Verilog with implementation in FPGA-Altera-DE-2-155, made in Verilog with Quartus Prime in discipline ISL for computer science graduation.
License: MIT License