- I'm a pre-final year student, pursuing my B.Tech. in Electrical Engineering at IIT Jodhpur
- I'm proficient in multiple programming languages like C++, Python
- I'm skilled in Data structures and Algorithms, Pattern Recognition and Machine Learning and Front-end web development
- I'm currently learning about Back-end web development, Web3 and DApps
vedant-02 / verilog-hdl-lab-experiments Goto Github PK
View Code? Open in Web Editor NEWVerilog, standardized as IEEE 1364, is a hardware description language used to model electronic systems. This repository consists of Verilog HDL lab experiments conducted in course EEL2020 Digitial Design at IIT Jodhpur
License: MIT License