tinytapeout / tt02-submission-template Goto Github PK

View Code? Open in Web Editor NEW

24.0 3.0 222.0 2.63 MB

Submission template for TT02

Home Page: https://www.tinytapeout.com

License: Apache License 2.0

Python 68.23% Verilog 14.25% Tcl 17.52%

asic gds opensource tapeout

tt02-submission-template's Introduction

What is Tiny Tapeout?

TinyTapeout is an educational project that aims to make it easier and cheaper than ever to get your digital designs manufactured on a real chip!

Go to https://tinytapeout.com for instructions!

How to change the Wokwi project

Edit the info.yaml and change the wokwi_id to match your project.

How to enable the GitHub actions to build the ASIC files

Please see the instructions for:

How does it work?

When you edit the info.yaml to choose a different ID, the GitHub Action will fetch the digital netlist of your design from Wokwi.

After that, the action uses the open source ASIC tool called OpenLane to build the files needed to fabricate an ASIC.

Resources

What next?

Share your GDS on Twitter, tag it #tinytapeout and link me!

tt02-submission-template's People

Contributors

Stargazers

Watchers

Forkers

cheyao-alt mattvenn tinytapeout tinytapeout avalonsemiconductors tinytapeout tomkeddie bjaminn mxgao123 maxxmar tinytapeout tinytapeout tinytapeout peppergrayxyz moyesw gsteiert jobtijhuis svd321 urish ryancor particle-security-labs kuriousd stroucki poisonninja tinytapeout arfanghani skerr92 cheyao jar leardilap eatb33ts loxodes furrysalamander helenleigh settinger elin05 davedarko aprgl tinyledmatrix tschucker rolfmobile99 gojimmypi devoopes signalskew ryanayoung mespence tomverbeure christina-cyr miguelconqueso fluffyflowers trexon maehw jensims theshindigg justinp-wrk jameshclrk aidanmedcalf ekliptik tstrahler nickoe benevpi builtwithbytes meriac argunda yubex mbikovitsky alanvgreen nanikgeorge teaandtechtime proppy thorkn mmolteni-secpat arunmagesh nayanesh-reddy ekiwi tinytapeout shaos timvgso cchan robertriachi andriu5 nyit-cns jonpaolo02 toybuilder drburke3 daniestevez r4d10n udxs navray youngpines mole99 cpldcpu kpwebb aditikr ptsamuel ezhang887 josvth shark8594 tcptomato wren6991

tt02-submission-template's Issues

cell_count is broken

seems like an openlane issue: The-OpenROAD-Project/OpenLane#1431
but could take the yosys one

add clock to pin0

Link to your wokwi project

Please put a link to your wokwi project here.

I got an error on my GitHub GDS action

Link to your wokwi project

https://github.com/mmolteni-secpat/tinytapeout02_chi3shares/actions

Github pages URL gives a 404 error

Am getting a 404 on my github pages entry despite (I think) following all the necessary steps, any ideas? url is https://tomkeddie.github.io/tinytapeout-2022-2a/ settings are shown below, deploy reports success. Thanks.

Test Action giving errors!!

https://github.com/sbasu3/verilog-demo
######################################
Run cd src
rm -f results.xml
make -f Makefile results.xml
make[1]: Entering directory '/home/runner/work/verilog-demo/verilog-demo/src'
make[1]: *** No rule to make target '/home/runner/work/verilog-demo/verilog-demo/src/counter.v', needed by 'sim_build/sim.vvp'. Stop.
make[1]: Leaving directory '/home/runner/work/verilog-demo/verilog-demo/src'
make: *** [/home/runner/work/_temp/.setup-oss-cad-suite/oss-cad-suite/lib/python3.8/site-packages/cocotb-1.8.0.dev0-py3.8-linux-x86_64.egg/cocotb/share/makefiles/Makefile.inc:40: sim] Error 2
Error: Process completed with exit code 2.

This is preventing repo submission.

Thanks.

-David

yaml markdown link

link to extra doc, rename to extra_markdown, then can include more easily in the datasheet

gds fails on resizer_timing.tcl on tt01 resubmission for tt02 file

Link to wokwi -> https://wokwi.com/projects/341571228858843732

This project was submitted for tt01 and was resubmitted for tt02. Please let me know if I should provide additional information or post this issue somewhere else. gds fails with the following error

###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
[INFO RSZ-0046] Found 1 endpoints with hold violations.
[WARNING RSZ-0064] Unable to repair all hold checks within margin.
[INFO RSZ-0032] Inserted 254 hold buffers.
[ERROR RSZ-0060] Max buffer count reached.
Error: resizer_timing.tcl, 62 RSZ-0060
Error: : during executing openroad script /openlane/scripts/openroad/resizer_timing.tcl
Error: : Exit code: 1
Error: : full log: ../work/runs/wokwi/logs/cts/13-resizer.log
Error: : Last 10 lines:
child process exited abnormally

Direct SVG link: https://camo.githubusercontent.com/ed98778e42bec52cac31ba41a6f3b8d6c975e026b4e1eb77d3381cae0059d834/68747470733a2f2f616964616e6d656463616c662e6769746875622e696f2f747430322d7069642f6764735f72656e6465722e737667