VHDL code for a single port 128x32 adress RAM Single ported RAM that only allows one acess at a time writing enabled on rising edge of clock i.e process is synchronous
timaisneh / single-port-128x32-ram Goto Github PK
View Code? Open in Web Editor NEWVHDL code for a single port 128x32 adress RAM