All the relevant bits are in cpu/
. See the README there for more details.
The reason this git repo is one level up from the actual simulation code is that the processor verilog files reference the path ../include/
, and it has to be relative to where the simulation is being compiled (ie, cpu/
).
theo-brown / cpu-simulation Goto Github PK
View Code? Open in Web Editor NEWFiles for simulating the GB3 RISC processor