thegamingbot / vliw-architecture Goto Github PK
View Code? Open in Web Editor NEWA Python - Verilog combination that simulates the working of a 32-bit 5-stage pipelined VLIW processor from input assembly code while monitoring the updates in the processor register file.
License: MIT License