sillyshalong / cache_simulator Goto Github PK
View Code? Open in Web Editor NEWThis project forked from emrekumas/cache_simulator
This C project is a cache simulation of a CPU containing L1D, L1I and L2 caches. It takes an image of memory and a memory trace as input, simulates the hit/miss behavior of a cache memory on this trace, and outputs the total number of hits, misses and evictions for each cache type along with the content of each cache at the end.