- ๐ฑ I'm a graduate student at ICAIS Lab @ Nanjing University, majoring in Integrated Circuit Engineering.
- ๐ I'm researching on Posit-based Hardware as well as its Applications in Deep Learning.
- ๐ค I'm currently working on Integration of Posit format with RISC-V.
- ๐ญ My main coding language is Verilog/SystemVerilog, but I'm also familiar with C, Python, MATLAB, etc.
- ๐ฌ Ask me about ...
qleenju / pdpu Goto Github PK
View Code? Open in Web Editor NEWPDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
Home Page: https://ieeexplore.ieee.org/document/10182007
License: Apache License 2.0