nicolavianello95 / risc-v Goto Github PK
View Code? Open in Web Editor NEWDesign, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection, Branch Target Buffer using LRU replacement policy, absolute value custom instruction.
License: GNU General Public License v3.0