Marcelo Orenes-Vera
morenes / autosva Goto Github PK
View Code? Open in Web Editor NEWThis project forked from princetonuniversity/autosva
AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made in the signal declaration section of an RTL module, generate liveness properties so that the module would eventually make forward progress.
Home Page: https://blog.yosyshq.com/p/community-spotlight-autosva/
License: Other