mohitahirwar / automatic-abstract-model-computation-from-verilog-design-descriptions Goto Github PK

This project forked from nimit3-droid/automatic-abstract-model-computation-from-verilog-design-descriptions

Modeling hardware systems involves abstracting away wide datapaths but keeping low-level details of the underlying control logic in place. Consequently, the state space is significantly reduced and intricate control interactions can be formalized. The abstraction process in these languages, however, must be done manually, an error-prone task.