mateuspinto / fpga_systemverilog_mips_pipeline-tp1-oc2-ufv Goto Github PK
View Code? Open in Web Editor NEWA complete hardware description of a pipeline MIPS processor in SystemVerilog that can execute integer assembly code implemented on the Altera DE2-115 FPGA. It also has the ALMa Mips Mounter built-in.