First term project for Digital Logic Design class, COSE221-01, 2019 Spring Semester, Korea University.
firstTerm.v file is a verilog HDL file, implementing double digit BCD Adder. It takes two double digit BCD numbers as input, and calculates it's difference or sum. In case of overflow(>99) and underflow(<0), program displays that there has occured an error.