hs-apotell / surelog Goto Github PK
View Code? Open in Web Editor NEWThis project forked from chipsalliance/surelog
System Verilog 2017 Pre-processor, Parser, UHDM Compiler. Provides IEEE Design/TB VPI and Python AST API.
License: Apache License 2.0