hoangt Goto Github PK

rooflinedvfs

Online appendix to the scientific article "Roofline-aware DVFS for GPUs"

rose

A release version of ROSE that passes all regression tests

roseacc-workspace

RoseACC is an OpenACC Compiler based on the source-to-source compiler ROSE. This workspace regroups the components of RoseACC: libOpenACC (implementation of OpenACC Runtime based on OpenCL), ROSE (version used for the latest work on RoseACC).

rotorcpu

Embedded multi-core processor

routeflow

CPqD's version of RouteFlow. For the community version (more frequently updated) see: http://routeflow.github.io/RouteFlow/

rtl2booksim

Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.

s64x7

64-bit MISC Architecture CPU

sampler

Sampler library with offline tools working on USF-traces and online PIN-based tools

sanctum

Minimal RISC Extensions for Isolated Execution

sassi

Flexible GPGPU instrumentation

sc-dnn

scaffcc

Scaffold Compiler Collection

scaffcc-1

Compilation, analysis and optimization framework for the Scaffold quantum programming language.

scala-virtualized

The Scala Programming Language: Virtualized

scale-sim

scarphase

A tool for detecting and analyzing runtime phases

scoreruntime

Runtime support for the streaming SCORE framework

scr1

sdecc-viffto-riscv-isa-decoder

C++ implementation of a RISC-V instruction decoder for use on the command-line and in MATLAB, for the SDECC and ViFFTo projects

sdecc-viffto-riscv-isa-sim

Modified version of the RISC-V Spike reference ISA simulator to support memory data tracing and fault injection for the Software-Defined ECC and ViFFTo projects -- checkout sdecc branch

sdecc-viffto-riscv-pk

RISC-V Proxy Kernel -- modified for the Software-Defined ECC (SDECC) and ViFFTo projects -- check out the sdecc branch

sdram-controller

Verilog SDRAM memory controller

seal-oram

A unified testbed for evaluating different Oblivious RAM

second_edition

Code for the second edition of Advanced UVM.

selinux

This is the upstream repository for the Security Enhanced Linux (SELinux) userland libraries and tools. The software provided by this project complements the SELinux features integrated into the Linux kernel and is used by Linux distributions. All bugs and patches should be submitted to [email protected].

sha256

Hardware implementation of the SHA-256 cryptographic hash function

shang

The Shang high-level synthesis framework

shma

SHMA: Software-managed Caching for Hybrid DRAM/NVM Memory Architectures, implemented with zsim and nvmain hybrid simulators

sigil

Sigil captures computation, communication, and synchronizaton within an exectuable binary as traces.

sim-hmc