harsh-kmr / verilog_experiments Goto Github PK
View Code? Open in Web Editor NEWThis repository is created for VLSI Experiments in Verilog for Engineering Sem 5 based on the Syllabus of IIIT Trichy. Here you can find the necessary codes, design files, and documentation for the experiments