The final aim of the project is to implement model order reduction on Sigma Delta Convertor
djspit / ddp Goto Github PK
View Code? Open in Web Editor NEWThis project forked from cvbrgava/ddp
Dual Degree Project on Model Order Reduction of Analog Circuits
Home Page: www.ee.iitm.ac.in/~ee08b037/index.html