algorhtym / mips-single-cycle-processor Goto Github PK
View Code? Open in Web Editor NEWA digital design project for a MIPS Reduced Instruction Set Computer (RISC) single-cycle processor design that supports 32-bit MIPS instructions with an 8-bit wide datapath, on a 256x32 ROM and 256x8 RAM, implemented through structural VHDL