zewei Goto Github PK

pspin

PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing

pynq-classification

Python on Zynq FPGA for Convolutional Neural Networks

reconos

ReconOS operating system version 3

riffa

The RIFFA development repository

riscv-dv

SV/UVM based instruction generator for RISC-V processor verification

ryunote

Ryu学习笔记

scapytain

Scapytain is a web application that enables you to store, organise and run test campaigns on top of Scapy.

sdn-raspi

sdn-wise-contiki

The Open Source OS for the Internet of Things meets the Software Defined Networking

sdn-wise-java

The stateful Software Defined Networking solution for the Internet of Things

sdn101

Introduction To The SDN

skydive

An open source real-time network topology and protocols analyzer

tech_writing

Some of my technical writings.

the-road-to-sdn

Fuzhou University SDN Lab - The Road to SDN

thingsboard

Open-source IoT Platform - Device management, data collection, processing and visualization.

thingsboard-gateway

Open-source IoT Gateway - integrates devices connected to legacy and third-party systems with Thingsboard IoT Platform using OPC-UA and MQTT protocols

twink

python openflow library

verilog-ethernet

Verilog Ethernet components

verilog-queuecontrollersimulation

VHDL Simulation of Round Robin queue scheduling algorithm for incoming packets in a router or a switch

vg_rtl

All RTL codes of VG project

vg_specification

All specifications of VG project

vivado-build-system

Vivado build system

vortex

zdma

Data transport between PL and PS on Xilinx ZYNQ -- MSc Thesis at TUC

zodiacfx

Firmware for the Northbound Networks Zodiac FX OpenFlow Switch

zynq-cookbook

This is a wiki and code sharing for ZYNQ

zynqnet

Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"