Clean up Rl branch of type hierarchy about x64asm HOT 4 CLOSED

This looks like a much bigger headache than I thought it would be. I'll try to get to this soon, depending on deep it goes. Eech.

from x64asm.

Do you know exactly what we want to do here? Is it mostly "just" merging Rb and Rl into the same thing?

from x64asm.

Yeah. That's the idea. Make Rl look like the 8-bit version of R16.

It's a huge refactoring, though, so I'm staying away from it for now. I'm
just leaving this here as a reminder to do it eventually.

On Sun, Nov 9, 2014 at 5:54 PM, Berkeley Churchill <[email protected]

wrote:

Do you know exactly what we want to do here? Is it mostly "just" merging
Rb and Rl into the same thing?

—
Reply to this email directly or view it on GitHub
#40 (comment).

from x64asm.

Also just noted, the way codegen works, we don't generate instruction variants of the form:

OP RB, RH

from x64asm.