praveenyadav02011995 Goto Github PK

16x16-low-power-sram-array-using-7t-sram-cell

Design of 16X16(16-word lines and 16-bit lines) SRAM Array Using 7T SRAM Cell for Low Power Applications with the input and output scenarios using 45-nm technology on LTSpice.

air-pollution-monitoring-system-using-iot-

Components used: AT mega 328P MCU with aurduino uno bootloader, SDS011 as PM2.5/ PM 10 sensor, MQ 135 as gas (co2, smoke, etc) sensor, DHT 11 as temperature and humidity module, DS1307 as serial real time clock, voltage regulator 7805.

analog-ic-design

A list of home work problem that is related to design of different analog circuits.

dct-design-using-distributed-arithmetic

DCT Designed using Distributed arithmetic of 8 bit input and 8 coefficient in one row.

device-fabrication-and-characterization-lab

Device Fabrication and Characterization Lab

device-simulation-lab

assignmeent based on matlab and sentaurus TCAD

digital-ic-design

i designed digital circuits on LTspice

embedded-system-lab

in embedded system lab we did assignment on Code Composer Studio and Ki-CAD

fpga-based-assignment-vlsi-ciruit-for-signal-processing

fpga based assignment VLSI ciruit for signal processing

fpga-lab

in this lab, we used Edge Artix-7 FPGA board for assignment.

frequency-response-of-universal-filter-using-vdiba

Design a circuit to get Frequency response of Universal filter using VDIBA on VDIBA

lenet

ltpsicefulladder

matlab-certificates

MATLAB'S certificates on fundamental, onramp, Solving Ordinary Differential equation, Mathematica Introduction to Differential Equations

mos-device-modeling-and-char

mos device modeling and characterization's assignment i did in Matlab

rtl-basic

basic concept of verilog

simple-alu-operations

making adder, substractor, divisor and maximum no

testing-the-latent-delay-defects

ti-and-iit-tirupati-analog-hardware-design-contest

certificate of participation in "TI and IIT Tirupati Analog Hardware Design contest'

uart-transmitter-and-receiver-to-transfer-the-data-from-fpga-to-pc-and-pc-to-fpga-respectively

1. Implementation of the UART transmitter to transfer the data from FPGA to PC. 2 . Implementation of the UART receiver to perform the data receiving from the PC to FPGA.

uart-tx-and-rx-through-fpga-and-pc

Implement UART Transmitter and UART Receiver through FPGA to PC and PC to FPGA respectively