mk1057493329 Goto Github PK

1pps-dpll

DPLL for phase-locking to 1PPS signal

aib-protocols

all-of-systemverilog

みんなのSystemVerilog

amba_axi_ahb_apb

AMBA bus lecture material

ardupilot

ArduPlane, ArduCopter, ArduRover source

ardupilot_wiki

Repository for Ardupilot wiki issues and wiki-specific website infrastructure.

async_fifo

A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog

awesome-dv

Awesome ASIC design verification

axi

AXI4 and AXI4-Lite interface definitions and testbench utilities

axi-uvm

yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/

axi_mem_if

Simple single-port AXI memory interface

axi_node

AXI X-Bar

axi_spi_master

basejump_stl

BaseJump STL: A Standard Template Library for SystemVerilog

basic-simd-processor-verilog-tutorial

Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in this ALU. The ALU operation will take two clocks. The first clock cycle will be used to load values into the registers. The second will be for performing the operations. 6-bit opcodes are used to select the functions. The instruction code, including the opcode, will be 18-bit.

basic_verilog

Must-have verilog systemverilog modules

cep

The Common Evaluation Platform (CEP) is an Open Source Hardware (OSH) System on a Chip (SoC)

ch32f1x

CH32F103C8T6 chip

common_cells

Common SystemVerilog components

core_dbg_bridge

UART -> AXI Bridge

cores

Various HDL (Verilog) IP Cores

cores-swervolf

FuseSoC-based SoC for SweRV EH1

deep-learning-books

Books for machine learning, deep learning, math, NLP, CV, RL, etc. 一些机器学习、深度学习等相关话题的书籍。

dma

Open-Source AXI4 DMA Engine in SystemVerilog and Chisel

dma_axi

AXI DMA 32 / 64 bits

dpll

A collection of phase locked loop (PLL) related projects

ellipticcurveprocessor

Verilog code for an Elliptic Curve Processor.

firmware

PX4 Pro Autopilot Software

fpga-sm3-hash

Description of Chinese SM3 Hash algorithm with Verilog HDL

hardware

PX4 Hardware designs