georgeyhere Goto Github PK

aimbot

Hardware-accelerated video preprocessing, color and blob detection on Zynq SoC

axi-video-processing

Various AXI IP for common video processing functions

bronco-pong

Single-player Pong Game on Zybo Z7-20, input via SPI Joystick

color-detect

Zynq based color detection

dual-baremetal-tutorial

OCM tutorial for Zynq SoC https://youtu.be/scdaa3KaJmo

ece_4305

Code associated with Cal Poly Pomona's ECE 4305

fpga-hcsr04

HCSR04 Ultrasonic Sensor AXI IP + Drivers

fpga-video-processing

Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA

george-linux

hdmi-core

A barebones HDMI IP.

i2c

A Verilog i2c master

iota-interview

luke-ugv

ngcp-git-practice

pinguino-compilers

SDCC-18F and GCC-MIPS-ELF compilers toolchain

robotics_git

Coppeliasim 4 DoF Manipulator w/ Lua kinematics movement control functions

rosserial-stm-prebuilt

Prebuilt ROS C++ library with rosserial for STM32

sonar_tracker_fpga

stm32-roboclaw

RoboClaw library for STM32 platforms

temp

tinytapeout-dice-roller

Seven Segment decoder w/ chasing LED effects for Tiny Tapeout

toast-rv32i

Pipelined RISC-V RV32I Core in Verilog

transform-calculator

Python script to generate simple transform matrices.

uart

8n1 UART Tx/Rx for learning purposes

uart-vhdl

Full-featured AXI UART w/ parameterized TX/RX buffers, baud rate, and data width.

verilog-fifos

Formally verified async and sync FIFO

verilog-i2c

Verilog I2C interface for FPGA implementation

vga

Verilog VGA module w/ parameterized VTC

vision

OpenCV experiments