dreamchenhao Goto Github PK

bch_verilog

Verilog based BCH encoder/decoder

catapult-v3-smartnic-re

Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)

chirp-signal-compression-simulator-cscs-matlab-app

CSCS (Chirp Signal Compression Simulator) is a Matlab application for easily simulate the single/multi-target linear frequency modulation (chirp) signal compression

cic-filter

Cascaded Integrator Comb(CIC) filter implemented in C++

cores

IP Cores

corundum

Open source FPGA NIC 网络控制器

cplusplusthings

C++那些事

ddc

Digital down converter - IE309E Unicamp

dspfilters

A Collection of Useful C++ Classes for Digital Signal Processing

dsview

An open source multi-function instrument for everyone

easylogger

A ultra-lightweight(ROM<1.6K, RAM<0.3k), high-performance C/C++ log library. | 一款超轻量级(ROM<1.6K, RAM<0.3k)、高性能的 C/C++ 日志库

fft-dit-fpga

Verilog module for calculation of FFT.

fmcw-radar

Simulation and comparison of two alogrithms to compensate for frequency sweep nonlinearity in Frequency-Modulated Continuous-Wave (FMCW) radars

fpga-adaptive-beamforming-and-radar-examples

This repository contains FPGA/HDL demonstrations several beamforming and radar designs. Simulink models and MATLAB reference code are provided to showcase high-level simulation and HDL designs of various radar and array processing algorithms.

fpga_design

这是我所开发的两个项目，包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统

fpu

synthesiseable ieee 754 floating point library in verilog

ft2232h-fifo

FT2232H (FT245 Synchronous and Asynchronous modes) and Synchronous FIFO for high speed USB transfer

ft232h_communication

ft245_interface

Verilog module to communicate with the FT245 interface of an FTDI FT2232H

gear-lib

Gear-Lib, C library for IOT Embedded and Network

gnuradio

GNU Radio

gr-iio

IIO blocks for GNU Radio

gr-radar

GNU Radio Radar Toolbox

guilite

✔️Small-Fast-Injectable GUI library(5 KLOC) for all platforms

hdl

HDL libraries and projects

inspectrum

Offline radio signal analyser

ip-cores

A huge collection of VHDL/Verilog open-source IP cores scraped from the web

jqqmlimage

QML中Image控件升级版，利用预解码和预读取，提升图片加载速度

jqtools

基于Qt开发的小工具包

k7_dds_dma_ddr3_base