Giter Club home page Giter Club logo

Comments (7)

mattfel1 avatar mattfel1 commented on August 24, 2024

Looks like there was a little sv lurking in one of the templates. I think I fixed it?

from embeddedhaskellaetherling.

David-Durst avatar David-Durst commented on August 24, 2024

Did you push more fixes? The ones from before lunch didn't work.

from embeddedhaskellaetherling.

mattfel1 avatar mattfel1 commented on August 24, 2024

The fixes should be on 12918ee. Are there different errors now?

from embeddedhaskellaetherling.

David-Durst avatar David-Durst commented on August 24, 2024

Issue with map 50.

INFO: Helper process launched with PID 6168
ERROR: [Synth 8-2576] procedural assignment to a non-register out is not permitted [/home/durst/build.2019.10.24-01.22.04/map_50.v:66]
INFO: [Synth 8-2350] module RetimeShiftRegister ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:29]
INFO: [Synth 8-2350] module FF ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:70]
INFO: [Synth 8-2350] module SRFF ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:129]
INFO: [Synth 8-2350] module SingleCounter ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:194]
INFO: [Synth 8-2350] module RetimeWrapper ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:256]
INFO: [Synth 8-2350] module RootController_sm ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:284]
INFO: [Synth 8-2350] module SingleCounter_1 ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:494]
INFO: [Synth 8-2350] module x30_ctrchain ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:528]
INFO: [Synth 8-2350] module x47_inr_Foreach_SAMPLER_BOX_sm ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:594]
INFO: [Synth 8-2350] module RetimeWrapper_12 ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:793]
INFO: [Synth 8-2350] module SimBlackBoxesfix2fixBox_1 ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:820]
INFO: [Synth 8-2350] module __1 ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:828]
INFO: [Synth 8-2350] module fix2fixBox ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:841]
INFO: [Synth 8-2350] module x40_sum ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:847]
INFO: [Synth 8-2350] module x47_inr_Foreach_SAMPLER_BOX_kernelx47_inr_Foreach_SAMPLER_BOX_concrete1 ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:880]
INFO: [Synth 8-2350] module RootController_kernelRootController_concrete1 ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:988]
INFO: [Synth 8-2350] module AccelUnit ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:1132]
INFO: [Synth 8-2350] module SpatialIP ignored due to previous errors [/home/durst/build.2019.10.24-01.22.04/map_50.v:1550]
Failed to read verilog '/home/durst/build.2019.10.24-01.22.04/map_50.v'
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 01:22:24 2019...
build.2019.10.24-01.22.04/vivado.log (END)

from embeddedhaskellaetherling.

mattfel1 avatar mattfel1 commented on August 24, 2024

seems to work now when I ran the script

from embeddedhaskellaetherling.

David-Durst avatar David-Durst commented on August 24, 2024

The pnr completes now but has infinite slack. Are there registers on the start and end of the design?

from embeddedhaskellaetherling.

David-Durst avatar David-Durst commented on August 24, 2024

I do not think there are registers at the end of the circuit:

Screen Shot 2019-10-28 at 11 02 02 AM

Screen Shot 2019-10-28 at 11 01 26 AM

Since there is a path directly from the logic to the end of the circuit, timing won't run. Could you add registers at the end of the circuit?

from embeddedhaskellaetherling.

Related Issues (20)

Recommend Projects

  • React photo React

    A declarative, efficient, and flexible JavaScript library for building user interfaces.

  • Vue.js photo Vue.js

    🖖 Vue.js is a progressive, incrementally-adoptable JavaScript framework for building UI on the web.

  • Typescript photo Typescript

    TypeScript is a superset of JavaScript that compiles to clean JavaScript output.

  • TensorFlow photo TensorFlow

    An Open Source Machine Learning Framework for Everyone

  • Django photo Django

    The Web framework for perfectionists with deadlines.

  • D3 photo D3

    Bring data to life with SVG, Canvas and HTML. 📊📈🎉

Recommend Topics

  • javascript

    JavaScript (JS) is a lightweight interpreted programming language with first-class functions.

  • web

    Some thing interesting about web. New door for the world.

  • server

    A server is a program made to process requests and deliver data to clients.

  • Machine learning

    Machine learning is a way of modeling and interpreting data that allows a piece of software to respond intelligently.

  • Game

    Some thing interesting about game, make everyone happy.

Recommend Org

  • Facebook photo Facebook

    We are working to build community through open source technology. NB: members must have two-factor auth.

  • Microsoft photo Microsoft

    Open source projects and samples from Microsoft.

  • Google photo Google

    Google ❤️ Open Source for everyone.

  • D3 photo D3

    Data-Driven Documents codes.