- š Hi, Iām Chengjia (Daniel) Liu @chengjialiu
- š Iām currently interested in fixing the design verification coverage holes by leveraging machine learning techniques and the applications of large language models (LLMs) in hardware design verification.
- š« Email: [email protected]