anlit75 Goto Github PK

adpll

All Digital Phase-Locked Loop (ADPLL)

anlit75

anlit75.github.io

My Portfolio Website

ccu-thesis-latex-template

Unofficial LaTeX templates for both master's thesis and doctoral dissertations at National Chung Cheng University. 國立中正大學碩博士論文LaTex模板

dic-faq

hdlbits

Verilog practice and solutions on HDLBits website

sv-tblab

SystemVerilog Testbench Workshop Lab

tt05-4bits-alu

This 4-bit ALU (Arithmetic Logic Unit) is a digital computation unit capable of executing 16 different operations.

tt05-rule110

This project uses Verilog to create a 256-cell Rule 110 cellular automaton, which is a one-dimensional system that evolves according to a simple rule.